

Debbarma & Debbarma, 2017

Volume 3 Issue 3, pp. 113-124

Date of Publication: 18th November 2017

DOI-<https://dx.doi.org/10.20319/mijst.2017.32.113124>

This paper can be cited as: Debbarma, B., & Debbarma, J. (2017). Clock Gated Round Robin Arbiter for NOC Router. *MATTER: International Journal of Science and Technology*, 3(3), 113-124.

This work is licensed under the Creative Commons Attribution-Non Commercial 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-nc/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

CLOCK GATED ROUND ROBIN ARBITER FOR NOC ROUTER

Biman Debbarma

National Institute of Technology, Agartala, India
bimandebbarma75@gmail.com

Jeetu Debbarma

Tripura Institute of Technology, Narsigharh, India
jeetu.db@gmail.com

Abstract

Network on chip is now a day the choice of a processor designer for transfer of data in a packet based communication system as conventional bus based communication medium is not scalable with the increasing numbers of cores. In an NoC system, each core is connected to a local router and all the routers are connected via communication links. The routers as well as the communication links consume a significant amount of power which is a major concern in an NoC based system. This has led to the work that has been proposed in this paper. In this paper, we propose a low power NoC router based on the principle of clock gating technique by modifying the arbiter block of the router and compare the result with conventional Round-Robin arbiter. Here, the concept of clock-gating has been used to modify the router which has led to the reduction of dynamic power.

Keywords

NoC, Round-Robin Arbiter, Clock Gating, Low Power

1. Introduction

The continuous scaling of transistors and the increase in their frequency of operation has led to an increase in the overall power consumption of the chip. This increase in the complexity of the chip, in accordance with the Moore's Law, has also led to increased power densities within the die as shown in Figure 1. Power densities over $100\text{W}/\text{cm}^2$ has become a matter of concern as frequency of operation has to be compromised in order to keep the power dissipation under a sustainable limit.




Figure 1: Power density of Intel microprocessors families
(<http://www.nanowerk.com/spotlight/spotid=1762.php>)

The basic concepts of NoC are provided in (Micheli et al, 2006), (Nurmi, 2005), (Dally et al, 2004), (Dally et al, 2001) and (Rijpkema, 2001). In (Kariniemi, 2004), different arbitration schemes are discussed. Virtual channel was discussed in (Kavaldjiev, 2004). Arbiter centric design were exploited in (Santhosh, 2015), (Jou et al, 2010), (Wang et al, 2010) and (Teja et al, 2007). Monemi et al, 2017 showed various types of arbiters e.g. Thermo Coded arbiter, Ping-Pong arbiter and their proposed Ping-Lock arbiter. Shelke et al, 2012 discussed clock gating techniques for designing power efficient 2-D mesh NoC. Dynamic power reduction of digital circuits by clock gating was implemented in (Kaushik et al, 2013). (Simunic et al, 2004) and (Lee et al, 2014) have shown techniques of reducing power of NoC by tracking of changes in the

system parameters and Smart Power Saving respectively. Switching activities in the circuit leads to dynamic power dissipation. Higher frequency of operation is the major source of switching activity which results in increased dynamic power dissipation. Clock signal is a major contributor to dynamic power dissipation. Clock gating is a method used to reduce leakage power of a system. is a power saving techniques used in synchronous circuits. Figure 2 shows the traditional buffered worm hole based router microarchitecture.

The VC allocator is used for reserving a buffer slot in the next router. The switch allocator chooses any one of the Virtual Channels (VCs) from each input port of the router, and arbitrates all the selected channels for output port selection. These allocators are composed of arbiters which grant one input to be forwarded out of many requests. In our paper, we exploit the Round-Robin arbiter for reducing the power as this arbiter is strongly fair to all the input requests.




Figure 2: NoC Router Microarchitecture

2. Literature Review

In literature, various implementations of an arbiter have been cited. In (Artan et al, 2009), the authors have proposed a hierarchical structure for round robin arbiter and it was shown that as number of inputs increase, the energy consumption is lower than conventional ones. Shin et al, 2002 showed an implementation of round robin arbiter. Iterative round-robin algorithm (iSLIP) (Mckeown et al, 1999) and a dual round-robin matching (DRRM) algorithm (Chao et al, 1998) discussed different round robin algorithms. More than 50% of the dynamic power may be due to the operational need of clock buffers and their toggle rate is the highest among all the components (Kaushik et al, 2013). In this paper, they have exploited the concept of providing the clock to the sequential circuits from an AND gate where one input of the gate was clock and the other was from a controlling circuit. This concept is used in this paper for clock gating.

3. Round Robin Arbiter

A round-robin arbiter is a fair arbiter which, after granting a request, assigns the lowest priority to that. This can be accomplished by generating the next priority vector p from the current grant vector g . In Verilog, this logic is given by: $assign\ next_p = |g ? \{g[n-2:0],g[n-1]\} : p$; In a four-bit round-robin arbiter. If a grant was issued on the current cycle, one of the g_i lines will be high, causing p_{i+1} to go high on the next cycle. This makes the request next to the one receiving the grant highest priority on the next cycle, and the request that receives the grant lowest priority. If no grant is asserted on the current cycle, any g is low and the priority generator holds its present state. The round-robin arbiter exhibits strong fairness. After a request is served, it is given the lowest priority. All other pending requests will be serviced before priority again rotates around so that it can be serviced again.

3.1 Implementation

Figure 3 shows the block diagram of a 4X4 round robin arbiter. Figure 4 shows the clock gating technique for the counter by inserting one AND Gate. Figure 5 shows the output of counter. From Figure 5 we have observed that when counter is positive edge triggered and enable is changing starting from positive edge to the next positive edge, counter increments one extra time, due to tiny glitch, it gives a wrong output.




Figure 3: 4X4 Round-Robin Arbiter




Figure 4: Clock Gating using AND gate




Figure 5: Wrong output due to glitch

Latch Based AND Gated Clock circuit is shown in Figure 6. The enable signal is applied through a latch. However, the delay of the logic for the computation of En may fall on the critical path of the circuit and its effect must be taken into account during time verification. Clock gating of negative edge counter using negative Latch Based AND gate Circuit. The corrected waveform

using latch is shown below Figure 7. The waveform due to former and later is illustrate by the figure 8.

Round-robin token passing has a strong fairness associated to it. The worst-case wait time is proportional to number of requestors minus one. In each cycle, one of the masters (in round-robin order) has the highest priority (i.e., owns the token) for access to a shared resource.




Figure 6: Clock gating of negative edge counter using negative Latch




Figure 7: Corrected output due to Glitch, when counter is Positive edge triggered




Figure 8: With and Without latch output, when counter is Positive edge triggered

Figure 9 shows the OR-AND clock gated round robin arbiter. A 4x4 priority logic block is implemented using combinational logic for the function of Table 1. There is no starvation for the input requests.

4. Simulation Results

The various blocks in the clock gating Round-Robin arbiter is written separately using Verilog. Table 2 and figure 11 show the power dissipation of different techniques. From the results, it is clear that this clock gating technique has a significant effect on the power consumed especially when a latch is inserted in the logic path. Power saving as compared to traditional arbiter is 65.20% with the latch. Also from the simulation result, it can also be seen that this technique has negative or little effect on the static power but a stronger effect on the dynamic power as expected.




Figure 9: OR-AND clock gated round robin arbiter

Table 1: Truth table of a 4x4 priority logic block

EN	in [0]	in [1]	in [2]	in [3]	output [0]	output [1]	output [2]	output [3]
0	X	X	X	X	0	0	0	0
1	1	X	X	X	1	0	0	0
1	0	1	X	X	0	1	0	01
1	0	0	1	X	0	0	1	0
1	0	0	0	1	0	0	0	1




Figure 10: Clock Gated Arbiter using Latch

Table 2: Power dissipation of different techniques

Power in Watt	Arbiter without Clock Gating	Arbiter OR-AND Clock Gating	Arbiter Latch Clock Gating	% Power Saving in OR-AND Configuration	% Power Saving using Latch Configuration
Static	0.273	0.274	0.251	-0.37	8.06
Dynamic	3.296	3.441	0.991	-4.40	69.93
Total	3.569	3.715	1.242	-4.09	65.20




Figure 11: Power dissipation of different techniques

5. Conclusion & Future Scope

This paper has provided an incorporated solution for clock gating Round Robin arbiter generator(C-RAG) design (4X4). Clock gating technology can reduce the consumption of clock signals' switching power of flip-flops. The generated BA using Clocks gating Round Robin arbiter generator (C-RAG) is low power, fair, fast, and has a low and predictable worst-case wait time. The clock gate enable functions can be identified by Boolean analysis of the logic inputs for all Clocks gating Round Robin arbiter generator(C-RAG). However, the enable functions of clock gate can be further simplified, and the average number of Clock gating Round Robin arbiter generator(C-RAG) driven by enable functions can be improved. Clock gating Round Robin arbiter generator(C-RAG) design (4X4) is simulated using ISE Design Suite 14.2 software. The generated arbiter is fair, fast, and has a low and predictable worst-case wait time. The various blocks of the design, each of which is being modelled in Verilog, i.e. logically verified, and synthesized. In this design case, the power optimization and further, different aspect of optimization for the number of the logic gates used for implementing clock gating techniques at RTL level is done. All the power for the different aspect of optimization for the number of the logic gates used for implementing clock gating techniques at RTL level is tabulated for comparison is done using Vivado Design suite 16.2 software. Three different implementing of clock gating techniques at RTL level for Clock gating Round Robin arbiter generator(C-RAG) is done in Verilog, i.e. logically verified, and synthesized and subsequently the powers are tabulated for comparison using Vivado.

In this paper, various aspects of Design using clock gating in Round Robin arbiter for network-on-chip (NOC) have been studied. This work foresees that Area & Power of existing design can be further optimized by Low Power Design Methodology.

This paper does not provide the effect of extra circuitry on the area and performance information of the overall network. Work needs to be done in these aspects to see the effect on area as well as network throughput and delay.

References

- Alireza Monemi, Chia Yee Ooi, Maurizio Palesi, Muhammad N. Marsono. (2017). Ping-Lock Round Robin Arbiter. 81-93, Volume 63, Issue C, May 2017, pages 81-93.
- Eung S. Shin, Vincent J. Mooney III and Georgey Riley. (2002). Round-robin Arbiter Design and Generation. Technical Report GIT-CC-02-38, College of Computing, Georgia Institute of Technology, July 2002. <https://doi.org/10.1145/581199.581253>
- E. Rijpkema, K. Goossens, P. Wielage. (2001). A Router Architecture for Networks on Silicon. Proceedings of Progress 2001, 2nd Workshop on Embedded Systems.
- Gopika Santhosh. (2015). Design of Network on Chip with an Arbiter. International Journal of Innovative Research in Computer and Communication Engineering Vol. 3, Issue 9, September 2015.
- G. De Micheli, L. Benini. (2006) .*Networks on Chips*. Morgan Kaufmann, 2006.
- H. J. Chao and J. S. Park. (1998). Centralized Contention Resolution Schemes for a Larger-capacity Optical ATM Switch. Proceedings of IEEE ATM Workshop, 1998, pp. 11-16.
- H. Kariniemi, J. Nurmi. (2004). Arbitration and Routing Schemes for On-chip Packet Networks. Interconnect-Centric Design for Advanced SoC and NoC (toim: J. Nurmi, H. Tenhunen, J. Isoaho & A. Jantsch), Kluwer Academic Publishers, 2004, pages: 253–282.
- J.M Jou, Y.-L Lee. (2010). An Optimal Round-Robin Arbiter Design for NoC. Journal of Information Science and Engi Vol. 26,2010, pp. 2047-2058.
- J. Nurmi. (2005). Network-on-Chip: A New Paradigm for System-on-Chip Design. Proceedings 2005 International Symposium on System-on-Chip, 15–17 November 2005, pages: 2–6. <https://doi.org/10.1109/ISSOC.2005.1595630>
- J. Wang, Y.-B. Li, Q.-C. Peng, T.-Q. Tan. (2010). A dynamic Priority arbiter for Network-on-Chip. IEEE International symposium on Industrial Embedded Systems,2009, pp. 252- 256.
- K. Tharun Teja, PonnadaVenkata Sai Siva Tarun. (2007). Implementation of Round Robin Arbiter using Verilog. International journal of advanced research in Electrical,

- Electronics and Instrumentation Engineering (An ISO 3297: 2007 Certified Organization) Vol. 4, Issue 10, October 2015
- N. Kavaldjiev, G.J.M. Smit, P.G. Jansen. (2004). A Virtual Channel Router for On chip Networks. Proceedings, IEEE International SOC Conference, 12–15 September 2004, pages: 289–293. <https://doi.org/10.1109/SOCC.2004.1362438>
- N. Mckeown, P. Varaiya, and J. Warland. (1999). The iSLIP Scheduling Algorithm for Input-Queued Switch. IEEE Transaction on Networks, 1999, pp. 188-201. <https://doi.org/10.1109/90.769767>
- N. Sertac Artan, Ming Yang, and H. Jonathan Chao. (2009). Hierarchical Round Robin Arbiter for High-Speed. Low-Power, and Scalable Networks-on-Chip, Technical Report, 2009.
- Padmini G.Kaushik, Sanjay M.Gulhane and Athar Ravish Khan. (2013). Dynamic Power Reduction of Digital Circuits by Clock Gating. International Journal of Advancements in Technology, Vol. 4 No. 1(March 2013), ISSN 0976-4860
- Sudhir N. Shelke and Pramod B. Patil. (2012). Power & Area Efficient Router in 2-D Mesh Network-on-Chip Using Low Power Methodology - Clock Gating Techniques. International Journal of Hybrid Information Technology, Vol.5, No.July, 2012.
- Tajana Simunic, Stephen P. Boyd, and Peter Glynn. (2004). Managing Power Consumption in Networks on Chips. IEEE Transactions on very large scale integration (VLSI) systems, vol. 12, no. 1, January 2004. <https://doi.org/10.1109/TVLSI.2003.820533>
- The growing power density (measured in W/cm²) of Intel's microchip processor families.
(Source: Intel). Retrieved from
<http://www.nanowerk.com/spotlight/spotid=1762.php>
- Trong-Yen Lee and Chi-Han Huang. (2014). Design of Smart Power-Saving Architecture for Network on Chip. VLSI Design - Special issue on Advanced VLSI Architecture Design for Emerging Digital Systems archive Volume 2014, January 2014 Article No. 7.
- W.J. Dally, B. Towles. (2004). Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.

W.J. Dally, B. Towles. (2001). Route Packets, Not Wires: On-Chip Interconnection Networks. Proceedings, Design Automation Conference 2001, pages: 684–689.
<https://doi.org/10.1109/DAC.2001.935594>